

CCSFP-S-LR-LC-1310-10-DDM

QSFP28 100G CWDM4 Transceiver

Features


- Hot Pluggable QSFP28 form factor
- Operating Data Rate up to 103.1Gb/s
- Duplex LC Connector Interface
- Up to 10Km over SMF
- 4x25Gbps DFB-based CWDM transmitter
- PIN and TIA array on the receiver side
- 4x25G electrical interface
- Single 3.3V Power Supply
- Power dissipation <3.5W
- Operating case temperature range: 0°C to 70°C
- Compliant with SFF-8679
- Compliant with SFF-8636
- Compliant with CWDM4-MSA-Technical-Spec-1p1-1

Applications

• 100G CWDM4 applications with FEC

Part Number Ordering Information

Part NO.	Data Rate	Fiber	Distance	Interface	Temp.
CCSFP-S-LR-LC-1310-10-DDM	103.1Gb/s	SMF	10Km	LC	Commercial





General Description


CCSFP-S-LR-LC-1310 QSFP28 transceiver module is designed for 103Gigabit Ethernet links over 10Km single mode fiber. It is compliant with CWDM4 MSA. Digital diagnostics functions are available via an I2C interface, as specified by the SFF-8636.

Electrical Connector

The following figure shows the signal symbols and pad numbering for the module edge connector. The diagram shows the module PCB edge as a top and bottom view, where bottom is nearer the host PCB. There are 38 pads intended for high speed signals, low speed signals, power and ground connections.

The module contains a printed circuit board that mates with the electrical connector. The pads are designed for a sequenced mating:

Connected first, disconnected last: - ground contacts Connected second, disconnected second: - power contacts Connected third, disconnected first: - signal contacts



Top Side Viewed From Top

Bottom Side Viewed From Bottom

Pin Description

Pad	Logic	Symbol	Description	Plug Seq.	Note
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4		GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTL-I	ModSelL	Module Select	3	
9	LVTTL-I	ResetL	Module Reset	3	
10		VccRx	+3.3V Power Supply Receiver	2	2
11	LVCMOS-I/O	SCL	Two-wire interface clock	3	
12	LVCMOS-I/O	SDA	Two-wire interface data	3	
13		GND	Ground	1	1



	Rx3p	Receiver Non-Inverted Data Output	-	
CML-O	Rx3n	Receiver Inverted Data Output	3	
	GND	Ground	1	1
CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
CML-O	Rx1n	Receiver Inverted Data Output	3	
	GND	Ground	1	1
	GND	Ground	1	1
CML-O	Rx2n	Receiver Inverted Data Output	3	
CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
	GND	Ground	1	1
CML-O	Rx4n	Receiver Inverted Data Output	3	
CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
	GND	Ground	1	1
LVTTL-O	ModPrsL	Module Present	3	
LVTTL-O	IntL /RxLOSL	Interrupt. Optionally configurable as RxLOSL via SFF-8636	3	
	VccTx	+3.3V Power supply transmitter	2	2
	Vcc1	+3.3V Power supply	2	2
LVTTL-I	LPMode /TxDis	Low Power Mode. Optionally configurable as TxDis via SFF-8636	3	
	GND	Ground	1	1
CML-I	Тх3р	Transmitter Non-Inverted Data Input	3	
CML-I	Tx3n	Transmitter Inverted Data Input	3	
	GND	Ground	1	1
CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
CML-I	Tx1n	Transmitter Inverted Data Input	3	
	GND	Ground	1	1
	CML-O CML-O CML-O CML-O CML-O CML-O CML-O LVTTL-O LVTTL-O LVTTL-O	CML-O Rx3n GND CML-O Rx1p CML-O Rx1n GND GND CML-O Rx1n GND GND CML-O Rx2n CML-O Rx2p GND GND CML-O Rx4p GND GND CML-O Rx4p GND GND LVTTL-O ModPrsL LVTTL-O ModPrsL LVTTL-O IntL /RxLOSL Vcc1x Vcc1x LVTTL-I IPMode /TxDis GND GND CML-I Tx3p CML-I Tx1p	CML-ORx3nReceiver Inverted Data OutputGNDGroundCML-ORx1pReceiver Non-Inverted Data OutputCML-ORx1nReceiver Inverted Data OutputGNDGroundGNDGroundCML-ORx2nReceiver Inverted Data OutputCML-ORx2nReceiver Inverted Data OutputCML-ORx2pReceiver Non-Inverted Data OutputCML-ORx4nReceiver Inverted Data OutputCML-ORx4nReceiver Inverted Data OutputCML-ORx4pReceiver Non-Inverted Data OutputCML-ORx4pReceiver Non-Inverted Data OutputCML-ORx4pReceiver Non-Inverted Data OutputCML-ORx4pReceiver Non-Inverted Data OutputLVTTL-OIntLInterrupt. Optionally configurable as RxLOSL via SFF-8636VccTx+3.3V Power supply transmitterVC1+3.3V Power supplyLVTTL-ILPMode /TxDisLow Power Mode. Optionally configurable as TxDis via SFF-8636GNDGroundCML-ITx3pTransmitter Non-Inverted Data InputCML-ITx3pTransmitter Non-Inverted Data InputCML-ITx1pTransmitter Non-Inverted Data InputCML-ITx1pTransmitter Non-Inverted Data Input	CML-ORx3nReceiver Inverted Data Output3GNDGround1CML-ORx1pReceiver Non-Inverted Data Output3CML-ORx1nReceiver Inverted Data Output3GNDGround1GNDGround1CML-ORx2nReceiver Inverted Data Output3CML-ORx2nReceiver Inverted Data Output3CML-ORx2pReceiver Inverted Data Output3CML-ORx2pReceiver Non-Inverted Data Output3CML-ORx4nReceiver Inverted Data Output3CML-ORx4nReceiver Inverted Data Output3CML-ORx4nReceiver Inverted Data Output3CML-ORx4nReceiver Inverted Data Output3CML-ORx4pReceiver Inverted Data Output3CML-ORx4pReceiver Inverted Data Output3CML-ORx4pReceiver Non-Inverted Data Output3CML-ORx4pReceiver Non-Inverted Data Output3LVTTL-OModPrsLModule Present3LVTTL-OInttInterrupt. Optionally configurable as RxLOSL via SFF-86363VccTx+3.3V Power supply transmitter2LVTTL-ILPMode GROUConfigurable as TxDis via SFF-86363GNDGround1CML-1Tx3pTransmitter Inverted Data Input3GNDGround11CML-1Tx1pTransmitter Non-Inverted Data Input

Note 1: GND is the symbol for signal and supply (power) common for the module. All are common within the module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. Note 2: VccRx, Vcc1 and VccTx are applied concurrently and may be internally connected within the

module in any combination.



Absolute Maximum Ratings

Exceeding any one of these values may damage the device permanently.

Parameter	Symbol	Min.	Typical	Max.	Unit
Supply Voltage	V _{CC}	-0.5		3.6	V
Storage Temperature	Ts	-40		+85	°C
Operating Relative Humidity	RH			85	%
Receiver Damage Threshold, per Lane	P_{Rdmg}	3.5			dBm

Recommended Operating Environment

Parameter	Symbol	Min.	Typical	Max.	Unit
Case operating Temperature	T _{op}	0	25	+70	°C
Supply Voltage	V _{cc}	3.135	3.3	3.465	V
Power Dissipation	P _D			3.5	W

Electrical Characteristics

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Data rata		25.7	8125±100	Dppm	Gbps	
Differential data input swing	V _{in}			900	mVpp	
Input Impedance (Differential)	Z _{in}	90	100	100	ohm	
Eye width		0.46			UI	
Applied pk-pk sinusoidal jitter		IEEE 802.3bm Table 88-13				
Eye height		95			mV	
DC common mode voltage		-350		2850	mV	
	Re	ceiver				
Differential output amplitude		200		900	mVpp	
Output Impedance (Differential)	Z _{out}	90	100	110	ohm	
Output Rise/Fall Time	tr/tf	12			ps	20%~80%
Eye width		0.57			UI	
Eye height differential		228			mV	
Vertical eye closure				5.5	dB	

Optical Characteristics

Param	eter	Symbol	Min	Тур	Max	Unit	Note
Data r	ata		25.7	8125±100	125±100ppm Gbps		
	Lane1	$^{\lambda}$ C1	1264.5	1271	1277.5		
Center	Lane2	λ _{C2}	1284.5	1291	1297.5		
Wavelength	Lane3	λ _{C3}	1304.5	1311	1317.5	nm	
	Lane4	λ C4	1324.5	1331	1337.5		
		Trai	nsmitter	•			
Total Average C	Output Power	P _T			8.5	dBm	
Average Launch P	ower each Lane	AOP	-6.5		2.5	dBm	
Optical Modulation	•	OMA	-4		2.5	dBm	
Extinction	Ratio	ER	3.5			dB	
Transmitter and dis each la	ane	TDP			3	dB	
Launch power in O each la			-5			dBm	
Side-mode Supp	pression ratio	SMSR	30			dB	
Optical return loss tolerance					20	dB	
Transmitter R		TR			-20	dB	
Transmitter eye mask definition {X1, X2, X3, Y1, Y2,Y3 }			{0.31, 0.4,		3		
		Re	ceiver	1			
Average Receive P	ower each Lane	RXAOP	-13		2.5	dBm	
Receive Power (O	,	RXOMA			2.5	dBm	
Receive Sensit each Lane at s	5x10 ⁻⁵ BER	RXSEN			-11.5	dBm	
Stressed Receiv (OMA) ead	•	RXSRS			-9.1	dBm	4
Optical Ret	urn Loss	ORL			-26	dB	
LOS As	ssert	LOSA	-30			dBm	
LOS De-	Assert	LOSD			-15	dBm	
LOS Hyst	teresis		0.5			dB	
Conditions of stress	ed receiver sensi	tivity test					
Vertical eye clo	sure penalty	VECP		1.9		dB	
Stressed eye	e J2 Jitter	J2		0.33		UI	
Stressed eye		J9		0.48		UI	
SRS eye mask def X3, Y1, Y	• • •		{0.39, 0.5	5, 0.5, 0.39,	0.39, 0.4}		


Note 3: Hit ratio 5x10⁻⁵

Note 4: Measured with conformance test signal at TP3 for BER = 5×10^{-5}





Recommend Circuit Schematic





Mechanical Specifications

